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1. Introduction 
Our final goal is planarized multilevel metallization based 
on Al CVD including the device level metallization in the 0 . 1 ~  
era as shown in Fig. 1. The advantages of Al- alloy based 
multilevel metallization over the conventional CVD-W via plug 
process and the novel Cu metallization are (1) lower resistivity 
of Al than CVD- W via, (2) stability of Al-alloy comparing with 
Cu, i.e., diffusion barrier against interlayer dielectrics is not 
necessary in Al-based metallization. 
We have develolped A1 CVD technology using DMAH 
[(CH3)AlH](’”) ; (1) selective deposition onto electrically 
conductive surfaces such as Si, Ti, and TIN, and (2) proposal 
and experimental verification of surface electrochemical reaction 
model for Al deposition. Several attempts on Al-CVD via-plug 
process have been re .p~rted.(~,~)  However, few reports on A1 
deposition on TiN layer, which is usually exposed to air 
environment in the practical metallization process, have been 
reported. The surface pretreatment of TIN prior to Al deposition 
is a key issue for practical application. 
In this paper, we report the piasmaless C1F3 pretreatment 
prior to the A1 CVD, A1 deposition on TiN layer and a new 
MOSFET structure as device level metallization for the Al- 
CVD based multilevel metallization. 
2. Plasmaless CIF3 pretreatment 
Surface morphology of CVD- AI on TIN has been so far 
insufficient for practical application. This is considered to be 
because native oxide of TIN surface prevents the smooth 
nucleation of Al at the initial growth stage. The plasmaless CIF3 
pretreatment is employed prior to Al deposition. In this work, 
TiN surface is typically etched 100A in thickness at 80°C during 
the CIF3 pretreatment, then A1 is deposited using DMAH. 
Figure 2 shows an etching rate of TiN by ClF3. ESCA 
measurement has revealed that F atom remains on the C1F3- 
pretreated TiN, where F atom combines with Ti not with N.6) 
SIMS depth profile of CVD- Al/TiN interface shows that CI 
concentration is less than atoms/cm3, resulting in that 
corrosion has not been observed in the post deposited Al. 
Figure 3 shows resistivity of Al on TIN. Aluminum films 
deposited below 220°C exhibits the reflectivity of over 
225%@300-600nm, when the reflectivity of Si is 100%. The 
resistivity of 500A- thick A1 film is 3.0pOcm which is close to 
the bulk resistivity of 2.7pQcm. The slight increase in the 
resistivity above 240°C is mainly due to surface roughness. 
(*) Visiting researcher from Samsung Electronics. Korea 
3. Aluminum deposition on TIN for multilevel metallization 
[Conformal deposition, Fig. 41 Figure 4 shows SEM images 
of 0 . 5 p + / l . 2 p -  deep holes which is covered with the smooth 
1000A- thick blanket AI deposited at 180°C. The Al thicknesses 
on the top surface, on the side wall and on the bottom are the 
same, ic, 100% step coverage is achieved. This feature shows 
that the blanket A1 can be used as a thin reflow- enhancement 
layer of Al- sputtering reflow process in the upper layer 
interconnect. 
p i a  filling (blanket mode), Fig. 51 Longer deposition duration 
of Al has resulted in the complete filling as shown in Fig. 5. Via 
fding and the subsequent Al- Cu sputter deposition is applicable 
to 1st and/or 2nd high-reliable via filling of Fig. 5(b), since Cu 
can be diffused into CVD-AI (’). 
[Contactivia filling (selective mode), Fig. 61 For the most 
severe diam. contact holes, the selective deposition is promising 
as shown in Fig. 16 . (~ ,~ )  
[Fully self- aligned metallization MOSFET, Fig. 71 As a 
device level application of A1 CVD, we propose a new device 
structure of Fig. 7. The feature is to reduce the parasitic 
resistances for high speed MOSFET; (1) low contact resistance 
using TiSiz SALICIDE, (2) TiN barrier layer which is formed by 
seif- aligned rapid thermal nitridation (RTN), and (3) selectively 
deposited A1 on TiN for reducing the sheet resistances. Figure 
7(b) shows the selective AI deposition on gate and source/drain 
regions after the CIF3 pretreatment. The measured sheet 
resistance of 500A- thick AI on TiN is 0.6Q/O, which is about 
ten times lower than that of the conventional SALICIDE 
structure. The fully self- aligned metallization structure is 
promising for high speed MOSFET, especially for MOSFET 
with large gate width. 
4. Summary 
We have developed A1 CVD on TiN with the plasmaless 
C1F3 pretreatment. It has been demonstrated that the A1-CVD 
based multilevel metallization including the device structure is 
promising for the 0.lpn-era’s metallization. 
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Number of interconnect layers (Logic circuits) > 6 
Contact hole diameter < 0.18 pm 
Requirements 
( I )  Device  l e v e l :  Rcduction oP parasitic resistances. 
(2) Contacthia holes: Filling metal. Avoiding the 
( 3 )  Metal line: High t.,M/SM endurance, Grain control 
(4) Interlayer dielectrics: Low k material, Low thermal 
(5) Planarization: CMP 













Conformal AI deposition on CVD TIN. 
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Fig. 1 Planari~cd CVD-AI based multilevel metallization in 
0. lpm-era. 
Fig. 5 Via-filling by the blankct AI 
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Fig. 2 TiN etching rate using CIF3. 
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(b) Practical via 
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(b) SEM image. Al is seletively 
depositicd on gate and sourceidrain 
Si substrate ' rcgions. The sheet resistance is 
dramatically reduced to be 0.6R/l 
with AI thickness of 500A. (4 
Fig. 7 Fully self-aligned metallization MOSFET. Fig. 3 AI resistivity as a function of deposition tempcraturc. 
(P-,otal = 1 Torr, PnMAH = 12 mTorr) 
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